A NEW APPROACH TO DESIGN LOW POWER CMOS Flash A/D CONVERTER

C Mohan¹ and T Ravisekhar²
¹M. Tech (VLSI) Student, Sree Vidyanikethan Engineering College (Autonomous), Tirupati, India
²Assistant Professor, ECE Department, Sree Vidyanikethan Engineering College (Autonomous), Tirupati, India

ABSTRACT
The present investigation proposes an efficient low power encoding scheme intended for a flash analog to digital converter. The designing of a thermometer code to binary code is one of the challenging issues in the design of a high speed low power flash ADC. An encoder circuit translates the thermometer code into the intermediate gray code to reduce the effects of bubble errors. The implementation of the encoder through pseudo NMOS logic is presented. To maintain the high speed with low power dissipation, CMOS inverter has been used as a comparator and by adjusting the ratio of channel width and length, the switching threshold of the CMOS inverter is varied to detect the input analog signal. To maintain the high speed with low power dissipation, the implementation of the ADC through pseudo NMOS logic. The proposed ADC is designed using micro technology in 5 V power supply using PSPICE tool.

KEYWORDS: Analog to digital converter, Flash ADC, Pseudo NMOS logic, Pseudo Dynamic CMOS logic, multi threshold CMOS inverters.

I. INTRODUCTION

1.1 Concept of ADC
The flash ADC is a fastest speed compared to other ADC architectures. Therefore, it is used for high-speed and very large bandwidth applications such as radar processing, digital oscilloscopes, and so on. The flash ADC is also known as the parallel ADC because of its parallel architecture.

Figure 1 illustrates a typical flash ADC block diagram. As shown in Fig. 1, this architecture needs $2^n - 1$ comparators for a n-bit ADC; for example, a set of 7 comparators is used for 3-bit flash ADC. Each comparator has a reference voltage that is provided by an external reference source. These reference voltages are equally spaced by $V_{LSB}$ from the largest reference voltage to the smallest reference voltage $V_1$. An analog input is connected to all comparators so that each comparator output is produced in one cycle. The digital output of the set of comparators is called the thermometer code and is being converted to gray code initially (for minimizing the bubble errors) and further changed into a binary code through the encoder [1]. However, the flash ADC needs a large number of comparators as the resolution increases. For instance, a 6-bit flash ADC needs 63 comparators, but 1023 comparators are needed for a 10-bit flash ADC. This exponentially increasing number of comparators requires a large die size and a large amount of power consumption [3]. The encoder is designed using pseudo NMOS logic style for achieving highest sampling frequency of 5GS/s and low power dissipation.
1.2 Design of the Encoder

Conversion of the thermometer code output to binary code is one of the bottlenecks in high speed flash ADC design [2]. The bubble error usually results from timing differences between clock and signal lines and it is a situation where a ‘1’ is found above zero in thermometer code. For very fast input signals, small timing difference can cause bubbles in the output code. Depending on the number of successive zeroes, the bubbles are characterized as of first, second and higher orders. To reduce the effect of bubbles in thermometer code, one of the widely used methods is to convert the thermometer code to gray code [5, 6]. The truth table corresponding to 2 bit gray code is presented in Table1. The relationship between thermometer code, gray code and binary code is given below

\[ G2 = T1 \]
\[ G1 = T1 \oplus T0 \]
\[ B0 = G2 \oplus G1 \]
\[ B1 = G2 \]

The equations for this encoder are derived from the truth table provided in Table 1.

**Table1.** Gray Code Encoder Truth Table

<table>
<thead>
<tr>
<th>T2</th>
<th>T1</th>
<th>T0</th>
<th>G1</th>
<th>G0</th>
<th>B1</th>
<th>B0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
1.3 Implementation of Encoder

There are different logic styles to design the encoder. Generally the implementation will be done using static CMOS logic style. The advantage of static CMOS logic style is have a lowest power consumption with a lower speed. So for achieving a low power with high speed, other logic styles are preferred. Here the design is implemented using logic style called pseudo NMOS logic [8].

The pseudo NMOS logic circuit consists of a PMOS transistor with gate connected to ground, a bunch of NMOS transistors for the implementation of the logic style in the pull down network and an inverter. For the implementation of a specific logic circuit with N inputs, pseudo NMOS logic requires N+1 transistors instead of 2N transistors in comparison with static CMOS logic. Pseudo NMOS logic is an attempt to reduce the number of transistors with extra power dissipation and reduced robustness.

![Figure 2 Schematic of two input AND Gate Using Pseudo NMOS Logic](image)

The basic structure of two inputs and gate using pseudo NMOS logic style is shown in Fig. 2. The PMOS transistor in the pull up network is connected to ground that will make the pull up network to be pulled on all the time. The output will be evaluated conditionally depending upon the value of the inputs in the pull down network. The inverter on the output transforms the inverted gate to non inverted gate. Since the voltage swing on the output and the overall functionality of the gate depend on the ratio of the NMOS and PMOS sizes, the transistor sizing is crucial in the implementation design. The disadvantage with pseudo NMOS logic is that it has static power consumption. (The power dissipation occurs when a direct current flows between VDD and ground. That is when both pull up and pull down networks are switched on simultaneously). The nominal high output voltage of \( V_{OH} \) of pseudo NMOS logic is VDD inverter is added at the output side. This will improve the noise margin of the circuit. In spite of static power dissipation, the pseudo NMOS logic consumes less amount of power because of the reduced number of transistors and the absence of other components (resistors) used for the implementation in comparison with current mode logic.

The transistor sizes are given in Table 2.

<table>
<thead>
<tr>
<th>(W/L) PMOS</th>
<th>300um/100um</th>
</tr>
</thead>
<tbody>
<tr>
<td>(W/L) NMOS</td>
<td>120um/100um</td>
</tr>
</tbody>
</table>
1.4 Simulation Results

**Figure 3:** Simulation results for General ADC.

II. **Modified Flash ADC**

A traditional n-bit flash ADC architecture uses 2^n resistors and 2^n-1 comparators to convert an analog signal to digital. This architecture has drawbacks like large input signal driving, high reference accuracy, high driving reference voltage and circuit complexity [10], [11]. CMOS inverters have been reported to be used in ADC designs [9]-[10]. In this work, this novel idea of employing CMOS inverters instead of analog comparators is considered for a flash ADC. CMOS is a combination of an n-MOSFET (NMOS) and a p-MOSFET (PMOS). CMOS inverter switching threshold (Vth) is a point at which input is equal to output voltage (Vin= Vout) and in this region both PMOS and NMOS always operate in saturation region. If the input arrives at a particular threshold voltage, then the output state changes. Vth can be obtained as [9]-[10]

\[
V_{th} = \frac{V_{P} + V_{N} + V_{th} \left[ I_{P} / I_{N} \right]}{1 + \left[ I_{P} / I_{N} \right]} \tag{1}
\]

\[
k_{b} = k_{b} \frac{W_{b}}{L_{b}} \tag{2}
\]

\[
k_{f} = k_{f} \frac{W_{f}}{L_{f}} \tag{3}
\]
where $k'_n$ and $k'_p$ are constant trans conductance parameters. $V_{tn}$ and $V_{tp}$ are the threshold voltage values of NMOS and PMOS respectively. As the voltages are constant, $V_{th}$ depends on $k_n$ and $k_p$ values which decide the transition point of CMOS inverter [11]. If the ratio of $k_n$ and $k_p$ is decreased, the transited threshold voltage becomes high, otherwise, the transited inverter threshold voltage becomes low. $k_n$ and $k_p$ can be controlled by adjusting the width (W) and length (L) of NMOS and PMOS respectively. Based on this concept, various width/length ratio of CMOS inverters are designed to change their threshold voltages.

Each CMOS inverter thus has a specified threshold depending upon this ratio. The W/L ratios are defined as $Z_n = W_n/L_n$ and $Z_p = W_p/L_p$. By changing the ratio of $Z_n$ and $Z_p$, we can obtain various threshold voltages of CMOS inverters to quantize the input level. All inputs of CMOS inverter are tied together to detect the analog input level. If the input arrives at a particular threshold voltage, then the output state changes. The basic architecture of the proposed flash ADC is shown in Figure 3. In a 4-bit ADC, 15 CMOS inverters are tied in parallel to detect the input signal level. The inverter output is array from MSB to LSB. For LSB bit, the $Z_n/ Z_p$ value should become small to increase the threshold voltage and for MSB bit, the $Z_n/ Z_p$ value should become large to decrease the threshold voltage. The encoder is designed in the same way of above using same technology.

![Figure 4](image-url). The architecture of proposed ADC.

**Table 3.** The transition point of 3 inverters in a flash ADC.

<table>
<thead>
<tr>
<th>Inverter</th>
<th>$Z_n/ Z_p$</th>
<th>$V_{th}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inv1</td>
<td>330.00</td>
<td>2.75</td>
</tr>
<tr>
<td>Inv2</td>
<td>41.79</td>
<td>3.25</td>
</tr>
<tr>
<td>Inv3</td>
<td>13.20</td>
<td>5.50</td>
</tr>
</tbody>
</table>
2.1 Simulation Results

![Simulation Results](image)

Figure 5: simulation results for modified flash ADC.

III. SIMULATION RESULTS AND DISCUSSION

The results show that the new design consumes less power than the traditional flash adc[2]. The power dissipation is reduced because of the usage of the reduced op-amps and resistors for the implementation of the logic. In comparison with the traditional flash adc, the proposed ADC is less cost.

Table 4: Comparison with flash ADC

<table>
<thead>
<tr>
<th>Results</th>
<th>Flash adc</th>
<th>Cmos flash adc</th>
</tr>
</thead>
<tbody>
<tr>
<td>Architecture</td>
<td>Flash</td>
<td>Flash</td>
</tr>
<tr>
<td>Resolution</td>
<td>2 bits</td>
<td>2bits</td>
</tr>
<tr>
<td>Technology</td>
<td>Micro technology</td>
<td>Micro technology</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>1Khz</td>
<td>1Khz</td>
</tr>
<tr>
<td>Vdd</td>
<td>5v</td>
<td>5v</td>
</tr>
<tr>
<td>Power consumption</td>
<td>1.88E+01 WATTS</td>
<td>1.59E+01 WATTS</td>
</tr>
</tbody>
</table>

IV. CONCLUSION

Low power architecture for a 2-bit CMOS inverter based flash ADC is presented using 90nm technology. The proposed ADC design can achieve very low power dissipation and compared with the traditional flash ADC, this proposed method can reduce power consumption as well as uses smaller silicon area. Hence the proposed ADC cost is reduced.

ACKNOWLEDGEMENTS

The authors would like to thank Mr.T.Ravisekhar, Department of ECE for her valuable guidance.
REFERENCES


Authors

C. Mohan received the B.Tech. degree in 2011 in Electronics and Communication Engineering from VITT College of Engineering, Thanapalli. He is presently pursuing M.Tech in VLSI in Sree Vidyanikethan Engineering College (Autonomous), Tirupati and would graduate in the year 2014. His research interests include Digital Logic Design, VLSI and FPGA.

T. Ravisekhar, M.Tech., is currently working as an Assistant Professor in ECE Department of Sree Vidyanikethan Engineering College (Autonomous), Tirupati. She has completed M.Tech in VLSI Design, in Satyabhama University and received B.Tech from Sri Kalahastheeswara Institute of Technology, Srikalahasti. Her research areas are RFIC Design, Digital Design and VLSI Signal Processing.