

# AN OUTPUT-CAPACITOR-LESS LOW DROPOUT (LDO) VOLTAGE REGULATOR WITH SUPERIOR TRANSIENT RESPONSE

Som Singh Chauhan

M. Tech Student, Dept. of ECE, JSS Academy of Technical Education,  
Noida Affiliated to UPTU, Noida, India.

## ABSTRACT:

*In this paper, an output-capacitor-less Low Dropout (LDO) Voltage Regulator implemented in a standard 0.13- $\mu\text{m}$  CMOS process is introduced. The proposed scheme makes use of Bulk Modulation Technique for improving the performance of low-drop-out (LDO) voltage regulators. Improvements in load driving capability and recovery time when the technique is applied to a conventional LDO regulator are confirmed. The proposed LDO regulator has  $\sim 1.5\%$  load regulation and is able to deliver up to 5 mA of load current while providing 1 V drawing 99.0  $\mu\text{A}$  from a 1.2 V supply. It has been observed that the proposed circuit offers better stability as well as improvement in the load current delivery and recovery time of 0.16  $\mu\text{s}$  for no-load to full-load and full-load to no-load transitions.*

**KEYWORDS**—Bulk modulation technique, capacitor-less LDO, power supply rejection, low-drop-out voltage regulator, low-power, recovery time.

## I. INTRODUCTION

Low Dropout (LDO) voltage regulators can be operated with a very small input-output voltage differential and these are commonly used in electronic systems particularly in portable or low-power applications. Their main function is to provide a stable supply voltage by nullifying the noises and ripples caused by imperfect power sources and/or variable load currents. They are ideal to be embedded in system-on-chip (SOC) solutions due to their relatively simple structure and few external components [1], [3].

The LDO regulator determines the overall performance of the internal power supply. For portable applications, power efficiency is a critical requirement to prolong battery cycle. Therefore, low quiescent current and dropout voltage are essential. Several techniques are proposed to improve the transient responses without increasing the quiescent current [2]. Recovery time of the regulator and its power consumption are among the important design considerations in portable devices and many biomedical implants. The linear voltage regulator topology shown in Fig.1 typically consists of a pass element, an error amplifier and a resistive feed-back network. Using PMOS transistor as pass element may introduce stability issues and thus typically requires a large external capacitor [10]. To improve this issue particularly in fully integrated designs, capacitor-less monolithic regulators have been proposed [1], [4], [14].

Recently, a lot of researchers have proposed various strategies to produce output capacitor-less LDO regulators [10]–[12] and to improve the recovery time, as well as load and line regulation performance of integrated LDOs [1], [5]–[10]. Meanwhile, output capacitor-free LDOs can greatly reduce the area of the printed circuit board by removing large off-chip output capacitors. Hence, output capacitor-free LDOs are widely used in handheld products powered by Li battery due to their low-noise characteristics and few external components [11], [12]. Many of the capacitor-less LDOs are based on pole-splitting compensation approach [10], [12]. In many of such designs the improvement in recovery

time is achieved by employing additional and often fairly complex circuitry [10], [12] which in turn results in higher power consumption and/or larger chip area.

In this brief, a fast transient response capacitor-less LDO regulator using an alternative simple technique that modulates the bulk voltage of the pass element to enhance the performance of the LDO is presented. The concept of the proposed LDO regulator and circuit implementation are discussed in Section II. Experimental results are given in Sections III. Finally, the conclusion of this brief is given in Section IV.




Fig.1. LDO Voltage Regulator

## II. THE PROPOSED LDO STRUCTURE WITH BULK MODULATION TECHNIQUE

The change of threshold voltage of a MOS transistor as a function of its source to bulk voltage is referred to as “body effect” and the proposed technique takes advantage of body effect to reduce the threshold voltage of the pass transistor for any given current load. For long-channel devices, the threshold voltage can be approximated by [8]:

$$|V_{th}| = |V_{th0}| + \gamma(\sqrt{V_{SB} + 2|\phi_F|} - \sqrt{2|\phi_F|}) \quad (1)$$

where  $V_{th}$  is the threshold voltage of the device for  $V_{SB} \neq 0$ , and  $V_{th0}$  is the nominal threshold voltage value for  $V_{SB} = 0$ ,  $\gamma$  is the body-bias coefficient and  $2|\phi_F|$  is the surface potential.

For PMOS transistors  $\gamma < 0$ , from (1), by decreasing the bulk voltage in PMOS transistors the absolute value of the threshold voltage decreases. For a fixed  $V_{SG}$ , this change in the threshold voltage will result in an increase in the drain-source current and vice versa. The body effect is sometimes referred to as “back-gate effect” since the effect of the bulk voltage on the drain-source current is same as that of the gate voltage, [8].




Fig.2. Block diagram of proposed LDO Voltage Regulator




Fig.3. Schematic of proposed LDO Voltage Regulator

In the proposed structure Fig.2, bulk of the pass transistor is connected to the output of an extra error amplifier with a higher bandwidth (i.e. EA-b) and amplifier with a larger DC gain (i.e. EA-a) is connected to the gate of the pass transistor. Therefore, the main error amplifier will provide the high DC gain for accurate regulation while the bulk amplifier provides agile response to the output changes and higher overall bandwidth. The overall schematic of the presented LDO regulator is illustrated in Fig.3. Maximum load current which is decided by the size of the pass transistor is also improved.

Note that in the proposed technique, special attention must be paid to the design to make sure the bulk-source diode of the pass transistor does not turn on, that is the bulk voltage of the pass transistor should not go below 1.2 V minus one diode forward voltage. The prototype is implemented in a 0.13- $\mu\text{m}$  CMOS technology.

The improvements resulted from the proposed technique by applying it to a conventional LDO regulator are demonstrated, however, one can apply the proposed technique to other LDO architectures as well.

Different attributes of the proposed bulk modulation technique –

### A. Driving Capability

The main benefits of modulating the bulk of the pass transistor is that for a given aspect ratio of the pass transistor, bulk modulation improves the output current delivery i.e. one can achieve the same current delivery with a smaller pass transistor using bulk modulation technique [10]. By reducing the threshold voltage of the pass transistor by applying bulk voltage which is lower than the source voltage i.e.  $V_{IN}$  of the regulator we can improve the current delivery of the LDO. Note that we are interested to set the DC voltage level of the pass transistor bulk as low as possible to maximize the driving capability of the pass transistor.

### B. Transient Behavior

When the load current suddenly drops in a conventional amplifier, the output of EA-a will increase up to  $V_{IN}$  to reduce the pass transistor current to regulate the output voltage. In the proposed technique, when bulk modulation is applied to the pass transistor, the “faster” error amplifier (EA-b) will sense the change and increases the bulk voltage of the pass transistor from its equilibrium voltage up to the maximum value of  $V_{IN}$ . At equilibrium, the inputs of both error amplifiers are equals to the reference voltage. This will cause an increase of the threshold voltage of the pass transistor which further helps to reduce the current of the pass transistor and thus shortens the recovery time. In the proposed regulator, using bulk modulation of the pass transistor, the bandwidth of the overall system is increased [11], [18]. Furthermore, by using the second error amplifier (i.e., EA-b) the overall slew

time of the output node, namely,  $I_{slew}$ , is decreased. Thus, as depicted in Fig. 4, both recovery time and the output voltage change are decreased. Note that by applying the proposed bulk modulation technique, one can use a smaller aspect ratio pass transistor while achieving the same current delivery of the conventional regulator. The smaller pass transistor implies a smaller parasitic capacitance and thus a faster operation. In addition, since the bulk amplifier (EA-b) is designed to have a higher bandwidth than the standard error amplifier (EA-a), it can sense the changes in the output voltage faster, and thus result in a faster operation and less voltage fluctuations.




Fig. 4. Recovery time analysis for LDO regulator in sudden decrease and increase of the load current.

### C. Stability Analysis

The low-frequency small-signal open-loop gain of the proposed regulator can be written as

$$A_V = \beta_f \cdot R_{out} \cdot [(A_{1-dc} \cdot g_m^{pass}) + (A_{2-dc} \cdot g_{mb}^{pass})] \quad (2)$$

where  $\beta_f$  is the feedback gain and is equal to  $R_2 / (R_1 + R_2)$ ,  $R_{out} = R_L || r_{ds}^{pass} \cong R_L$  is the open-loop output resistance of the regulator, where  $r_{ds}^{pass}$  is the small-signal drain-source output resistance of the pass transistor,  $R_L$  is the equivalent resistance of the load which is typically much smaller than  $r_{ds}^{pass}$ ,  $A_{1-dc}$  and  $A_{2-dc}$  are the low-frequency small-signal voltage gain of the main and bulk error amplifiers, respectively, and  $g_m^{pass}$  and  $g_{mb}^{pass}$  are the small-signal gate and back-gate (body) transconductance of the pass transistor. From (equation 2), the above open-loop gain equation we can surmise that the overall open-loop gain of the regulator is a function of the sum of the gains of the two error amplifiers. It can be shown that the open-loop phase response of the regulator at any given frequency would follow the phase of the error amplifier that has a higher gain at that frequency. Referring to the open-loop gain and the phase response of the regulator shown in Fig. 5, the open-loop structure has a dominant pole which belongs to EA-a (namely, the dominant pole of the op-amp in EA-a,  $\omega_{opamp}$ ). This pole is at node A shown in Fig. 3 and is independent of the load current of the regulator.

$$\omega_{opamp} = \frac{1}{(C_{gate} + C_c + C_{opamp}) \cdot r_{opamp}} \quad (3)$$

where,  $C_{gate}$  is the total parasitic capacitance seen at the gate of the pass transistor,  $C_{opamp} = C_{par}^n + C_{par}^p$  is the parasitic capacitance seen at the output stage of the EA-a and  $r_{opamp}$  is the small-signal output resistance of the EA-a.

The second pole is the dominant pole of the EA-b which is given by:

$$\omega_{OTA} = \frac{1}{(C_{bulk} + C_{ota}) \cdot r_{ota}} \quad (4)$$

where,  $C_{bulk}$  is the total parasitic capacitance seen at the bulk of the pass transistor,  $C_{ota} = C_{par}^n + C_{par}^p$  is the parasitic capacitance seen at the output stage of the EA-b and  $r_{ota}$  is the small-signal output resistance of the EA-b. Note that  $C_{par}^p$  and  $C_{par}^n$  are the total parasitic capacitance at the output node of the EA-a and EA-b amplifiers, that are introduced by NMOS and PMOS transistors connected to that node respectively. A zero is created in between these two poles due to the use of the two amplifiers in parallel. To further study the reason of having this zero and its frequency, consider two amplifiers  $A_1 = G_1(1 / (1 + (s / p_1)))$  and  $A_2 = G_2(1 / (1 + (s / p_2)))$  and  $A_3 = A_1 + A_2$  (from equation 2) where  $G_1$  and  $G_2$  are DC gain,  $p_1$ ,  $p_2$  are amplifiers' poles. In practice, as it is also the case in the proposed LDO  $G_2 \times p_2 \gg G_1 \times p_1$  and  $G_1 \gg G_2$  and  $p_2 \gg p_1$ . The parallel combination of the two amplifiers (or linear systems) has the following transfer function:

$$A_3 = (G_1 + G_2) \frac{1 + \frac{s}{z_1}}{\left(1 + \frac{s}{p_1}\right) \left(1 + \frac{s}{p_2}\right)} \quad (5)$$

where  $z_1 = p_1 p_2 (G_1 + G_2) / (p_1 G_1 + p_2 G_2)$ . By simplifying (5) using the above mentioned assumptions, we have:

$$A_3 \cong G_1 \frac{1 + \frac{s}{z_1}}{\left(1 + \frac{s}{p_1}\right) \left(1 + \frac{s}{p_2}\right)} \quad (6)$$

where  $\tilde{z}_1 = p_1 G_1 / G_2$ . The introduced zero,  $\tilde{z}_1$  is located at the frequency where the gain of the two systems are equal. In our case, this zero is at the frequency  $\omega_z$  where  $A_1(\omega_z) \cdot g_m^{pass} = A_2(\omega_z) \cdot g_{mb}^{pass}$ . Note that, in general,  $A_3$  benefits from both high DC gain and high bandwidth characteristics. Since this zero is always in between the above mentioned poles, it compensates the phase drop caused by the first dominant pole. The third pole of the system is located at the output node of the regulator and is usually at a higher frequency (compared to the above mentioned two poles) and is given by:

$$\omega_L = \frac{1}{(C_L + C_{par}) \cdot R_{out}} \quad (7)$$

where,  $C_L$  and  $C_{par}$  are the load and parasitic capacitance at the output node of the regulator. The variation of the load current which can be interpreted as the variation of  $R_L$  may cause an instability in the system. The problem arises when the value of the load current is very small and at the same time large capacitive load is attached to the system. In this case  $\omega_L$  will be at lower frequencies and may fall below the unity gain frequency (UGF) of the regulator, and therefore may deteriorate the phase margin.

In a conventional LDO regulator, any decrease in the output load current will lead to an increase in the open-loop voltage gain of the regulator (refer to equation 2), and consequently, it will increase the UGF of the conventional regulator as given by  $UGF \cong \omega_{opamp} \cdot Av$ . This increase in UGF may jeopardize the phase margin and therefore the stability of the overall system. Note that over the frequency range where the open-loop voltage gain is greater than 1 (0 dB) the closed-loop system will provide regulation irrespective of whether the pass transistor is operating in saturation or linear region.

In the proposed regulator, the frequency of the second dominant pole of the regulator depends on the load current. When the load current decreases the gain of the regulator will increase but at the same time  $C_{bulk}$  will increase as well. This increase of  $C_{bulk}$  is a consequence of the change in the pass transistor operating point. Since a part of the parasitic capacitance seen from the bulk of the transistor

is the parasitic capacitance between bulk and drain, due to the increase in the bulk drain voltage gain the Miller equivalent capacitance seen at the bulk will increase. The increase of  $C_{bulk}$  consequently leads to a decrease of the frequency of  $\omega_{OTA}$  as a second dominant pole of the regulator. Since the effect of the first dominant pole ( $\omega_{opamp}$ ) has been compensated by  $\omega_z$ , the unity gain frequency in the proposed regulator is more robust to changes of the load current. As a result, the proposed regulator retains a positive phase margin over a wider output capacitance range.




Fig. 5. Simulated open-loop bode diagram of the proposed LDO configuration with and without bulk modulation technique for load currents of (a) 3 mA, (b) 2 mA, and (c) 0 mA (no-load).

### III. SIMULATION AND EXPERIMENTAL RESULTS

The proposed circuit is fabricated in a 0.13  $\mu\text{m}$  CMOS technology and the steady-state (DC), transient, and frequency response of the regulator is obtained using Cadence (OrCAD capture, Pspice) tools.

#### A. DC Response

Fig. 6 presents the total quiescent current of the proposed regulator for different temperatures at  $I_{Load} = 3\text{mA}$ . As we expected the regulator with the bulk modulated technique will drain more current in higher temperature since we have addition error amplifier. The proposed regulator draws 99.04  $\mu\text{A}$

from a 1.2 V supply for  $I_{Load} = 3\text{mA}$ , which is 53% more than the conventional regulator due to the use of additional bulk amplifier. In particular, EA-a draws  $38.6\ \mu\text{A}$ , EA-b draws  $51.01\ \mu\text{A}$ , and reference voltage and biasing circuits draw  $9.43\ \mu\text{A}$  from the supply. Fig. 7 illustrates the DC line regulation of the proposed regulator and it confirms that using the proposed bulk modulator technique the regulator works with a lower supply voltage. This feature can be attributed to the fact that the threshold voltage of the pass transistor at low input voltages is decreased which in turn makes the regulator more responsive to lower input voltages. The lower turn-on voltage can be very useful in low-power applications. The magnitude of the measured DC line regulation for the proposed regulator is 1.48%. To obtain the DC response of the regulator, input voltage  $V_{IN}$  is applied in the form of ramp.




Fig. 6. Total quiescent current versus temperature at  $I_{Load} = 3\text{mA}$




Fig. 7. DC response of the proposed regulator to different input DC voltage.

## B. Transient Response

Start-up time is one of the important performance metrics for any LDO regulator which indicates how fast the regulator can provide the regulated voltage. Fig. 8 presents the startup time of the proposed regulator. In this experiment a pulse input voltage with raising time of  $5\ \text{ns}$  is applied to the regulator at  $2\ \text{mA}$  of load current. Note that the proposed bulk modulation technique has an improved start-up of  $0.32\ \mu\text{s}$ . This improvement can be attributed to the wideband bulk error amplifier as well as the lowering of the threshold voltage of the pass transistor.




Fig. 8. Measured start-up transition of the regulators for current load of 2 mA.




Fig. 9. Line regulation for load current of 2 mA.

Line regulation is another important performance parameter of LDOs. The measured line regulation performance is presented in Fig. 9 and it is observed that the proposed technique slightly enhances the line regulation performance.

### C. Frequency Response

Simulation results shown in Fig. 5 validates the overall voltage gain obtained in open-loop gain equation (equation 2) and verify the position of the zero. Fig. 10 illustrates the effect of the parallel EA-b on power supply rejection (PSR) of the regulator. As expected, the improvement in the line regulation is achieved by adding the extra bulk error amplifier, EA-b. To further investigate the line regulation performance of the proposed circuit at different frequencies, a PSR measurement is conducted. And it is confirmed that the PSR of the proposed bulk-modulated regulator is slightly better than the conventional regulator. As shown in Table I the proposed regulator achieves superior PSR. However, this PSR performance can be attributed to the following reasons. The main reason is the relatively small full load current of the proposed regulator as compared to the similar designs which in turn facilitates larger loop-gain and thus better power supply rejection ratio. Secondly, the wide bandwidth error amplifier EA-b offers a better PSR at higher frequencies.




Fig. 10. Measured and post-layout simulated PSR performance of regulators while supplying 1 mA of load current.

Table 1: Performance Summary And Comparison

	[9]	[10]	[11]	[12]	[13]	[14]	[15]	[7]	This work w/o BM	This work with BM
<b>Year</b>	2010	2010	2010	2011	2012	2013	2013	2014	2015	2015
<b>Technology (µm)</b>	0.09	0.18	0.13	0.13	0.18	0.18	0.065	0.18	0.13	0.13
<b>V<sub>in</sub> (V)</b>	1	1.2-2.5	1.2	0.9	1.6	1.4-1.8	1.2	1.8	1.2	1.2
<b>V<sub>out</sub>(V)</b>	0.85	0.9-1.8	1	0.8	1-1.2	1.2	1	1.6	1	1
<b>V<sub>DO</sub> (mV)</b>	150	541	200	100	400-600	200-600	200	200	200	200
<b>I<sub>Q</sub><sup>max-load</sup> (µA)</b>	33-145	35	45	1.33	120	40	0.9	55	44.03	99.04
<b>Area normalized to 0.00245 mm<sup>2</sup></b>	5.075	126.53	10.20	12.42	65.3	17.95	6.94	57.14	~1	1
<b>Settling time (µs)</b>	N/A	100	0.07	28	4.8	1.172	6	< 6	1.43	0.16
<b>Full load: I<sub>Load-max</sub> (mA)</b>	140	150	2	50	5	100	100	50	3	5
<b>Load Regulation (mV/mA)</b>	0.043	0.101	< 0.5	N/A	0.122	N/A	0.3	0.14	0.023	0.015
<b>PSR (dB)</b>	-56 @ 10MHz, -30 @ 30MHz	-64.3 @ 1kHz	-55 @ 1Mz	N/A	-65 @ 1kHz	N/A	-58 @ 10kHz	-70@ 1MHz, -37@ 10MHz	-93 @ 1kHz, -58.23 @ 1MHz, -41.15@10MHz	-93.6@1kHz, -57.11@1MHz, -36.15@10MHz
<b>Closed-loop bandwidth</b>	N/A	20 kHz	100 kHz	80-200 kHz	680 kHz	10 MHz	N/A	N/A	27 MHz	117 MHz
<b>ΔV<sub>out</sub> (mV)</b>	94	196	120	~250	0.61	100	69	120	50	50

#### IV. CONCLUSION

The proposed technique modulates the bulk voltage of the pass element to enhance the performance of the LDO. The extra error amplifier used to drive the bulk of the pass transistor draws an additional 51  $\mu\text{A}$  current while on average it improves the load delivery capability by 79% and achieves the recovery time of 0.16  $\mu\text{s}$  i.e. more than 10 times improvement. It improves line and load regulations as well as the driving capability of the regulator while it reduces the power consumption of the LDO as compared to conventional LDOs with similar performance. Furthermore, as compared to conventional approaches, the technique increases the closed-loop bandwidth of the regulator which in turn improves the transition recovery time for no-load to and from full-load conditions, thus, making it suitable for applications where load conditions may change rapidly. The technique is particularly suited for low-power applications such as biomedical implants and portable devices. Table I presents the performance summary of the proposed LDO and compares it with a conventional LDO regulator without bulk modulation as well as other state-of-the-art LDOs. The proposed Bulk Modulation technique can also be applied to other LDO structures.

#### REFERENCES

- [1] E. N. Y. Ho and P. K. T. Mok, "A Capacitor-Less CMOS Active Feedback Low-Dropout Regulator with Slew-Rate Enhancement for Portable On-Chip Application", *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 2, Feb. 2010.
- [2] J. Guo, and K. N. Leung, "A 6- $\mu\text{W}$  Chip-Area-Efficient Output-Capacitor-less LDO in 90-nm CMOS Technology", *IEEE J. Solid-State Circuits*, vol. 45, no. 9, Sep. 2010.
- [3] G. Rincon-Mora and P. Allen, "A low-voltage, low quiescent current, low drop-out regulator," *IEEE J. Solid-State Circuits*, vol. 33, no. 1, pp. 36–44, 1998.
- [4] C. Zheng, and D. Ma, "Design of Monolithic CMOS LDO Regulator with D<sup>2</sup> Coupling and Adaptive Transmission Control for Adaptive Wireless Powered Bio-Implants", *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 10, Oct. 2011.
- [5] P. Y. Or and K. N. Leung, "An output-capacitor-less low-dropout regulator with direct voltage-spike detection," *IEEE J. Solid-State Circuits*, vol. 45, no. 2, pp. 458–466, 2010.
- [6] M. Ho and K. N. Leung, "Dynamic bias-current boosting technique for ultralow-power low-dropout regulator in biomedical applications," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 58, no. 3, pp. 174–178, 2011.
- [7] C.J. Park, M. Onabajo, and J.S. Martinez, "External Capacitor-Less Low Drop-Out Regulator with 25 dB Superior Power Supply Rejection in the 0.4-4 MHz Range", *IEEE J. Solid-State Circuits*, vol. 49, no. 2, Feb. 2014.
- [8] B. Razavi, *Design of Analog CMOS Integrated Circuits*. New York, NY, USA: McGraw-Hill, 2001.
- [9] A. Amer and E. Sanchez-Sinencio, "A 140 mA 90 nm CMOS low drop-out regulator with 56 dB power supply rejection at 10 MHz," in *Proc. CICC*, 2010.
- [10] S. Heng and C. K. Pham, "A low-power high-PSRR low-dropout regulator with bulk-gate controlled circuit," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 4, pp. 245–249, Apr. 2010.
- [11] C. Zheng and D. Ma, "Design of monolithic low dropout regulator for wireless powered brain cortical implants using a line ripple rejection technique," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 9, pp. 686–690, 2010.
- [12] R. J. Milliken, J. Silva-Martinez, and E. Sanchez-Sinencio, "Full on chip CMOS low-dropout voltage regulator," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 9, pp. 1879–1890, Sep. 2007.
- [13] J. H. Wang, C. H. Tsai, and S. W. Lai, "A low-dropout regulator with tail current control for DPWM clock correction," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 59, no. 1, pp. 45–49, 2012.
- [14] C. Lovaraju, A. Maity, and A. Patra, "A capacitor-less Low Drop-out (LDO) regulator with improved transient response for system-on-chip applications," in *Proc. VLSID*, Jan. 2013, pp. 130–135.
- [15] S. Chong and P. Chan, "A 0.9-uA quiescent current output-capacitor-less LDO regulator with adaptive power transistors in 65-nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 4, pp. 1072–1081, 2013.
- [16] A. Patel and G. Rincon-Mora, "High Power-Supply-Rejection (PSR) Current-Mode Low-Dropout (LDO) Regulator," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 11, pp. 868–873, 2010.
- [17] C. Chen, J. Wu, and Z. Wang, "150 mA LDO with self-adjusting frequency compensation scheme," *Electron. Lett.*, vol. 47, no. 13, pp. 767–768, 2011.

- [18] H. Lee, P. Mok, and K. N. Leung, "Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 52, no. 9, pp. 563–567, 2005.
- [19] P. Y. Or and K. N. Leung, "A fast-transient low-dropout regulator with load-tracking impedance adjustment and loop-gain boosting technique," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 10, pp. 757–761, 2010.
- [20] W. Oh and B. Bakkaloglu, "A CMOS low-dropout regulator with current-mode feedback buffer amplifier," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 54, no. 10, pp. 922–926, Oct. 2007.
- [21] H.-C. Lin, H.-H. Wu, and T.-Y. Chang, "An active-frequency compensation scheme for CMOS low-dropout regulators with transient-response improvement," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 9, pp. 853–857, Sept. 2008.
- [22] T. Man, K. N. Leung, C. Y. Leung, P. Mok, and M. Chan, "Development of single-transistor-control ldo based on flipped voltage follower for soc," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 5, pp. 1392–1401, 2008.

## **AUTHOR**

**Som Singh Chauhan** He has received his B. Tech degree in Electronics and Communication Engineering from Greater Noida Institute of Technology, Greater Noida, India, in 2013. He is currently pursuing M. Tech. in Advance Electronics and Communication Engineering (VLSI Design) from JSS Academy of Technical Education, Noida, India. His main research interest is in Analog and Digital Integrated Circuits.

